### Single Cycle Read/Write/WriteBack Pipeline, Full-Wordline I/O DRAM Architecture with Enhanced Write and Single Ended Sensing


### **APPENDIX**

5 Thirteen figures are attached as appendix pages A2 to A14, shematically showing

examples of embodiments of the invention.

### **eDRAM Macro Comparison**

ķ.




LP, HP => Wide I/O architecture => Single ended, small swing sensing (x-couple SA => more power !!) 4 x macro power and area Narrow I/O penalty: either

Power saving and performance improvement by full word-line wid I/O and small swing sensing

77

1


### Sense Amplifier Characteristic and Margin



Cell, BL, Vsa, GBL, SSA Voltages


ij

Cell Vsa Vsa SSA SSA





VBLH = 1 V, VDD = 1.1 V, VLL = 0.5 V Cell transfer ratio: BL 128 = 1/3, BL 256 = 1/5

# Short Cycle R/W/r Pipeline with Concurrent Operations




## Concurrent Pipeline Operations of Arrays and GBL (potential)






A 7


### **Circuit Simulation**



512 WL, 256 BL, 1024 BLP, VBLH=1V, VDD=1.1V, VPP=2V, 1pF-2KOhm GBL




A 10



n 11


### 

A 12



A 13

Low Power, Short Singl Cycle R/W/Wb Pipeline, Small Voltage Swing, Enhanced Write, Full-WL I/O, **Multi-Bank EDPAM Macro** 



\( \frac{1}{4} \)